## Amendments to the claims:

- 1. (canceled)
- 2. (canceled)
- 3. (canceled)
- 4. (canceled)
- 5. (canceled)
- 6. (canceled)
- 7. (canceled)
- 8. (canceled)
- 9. (canceled)
- 10. (canceled)
- 11. (canceled)
- (currently amended) An ESD protection circuit for an internal circuit that includes an
   I/O contact, comprising
  - an ESD clamp between power rails for the internal circuit,
  - a first diode structure <u>having two anodes and a cathode</u>, <u>connected</u> between the I/O contact and one power rail, <u>wherein the two anodes include an input anode</u> <u>connected to the I/O contact</u>, and a separate output anode connected to the internal <u>circuit</u>, and
  - a second diode structure <u>having two cathodes and an anode, connected</u> between a second power rail and the I/O contact, wherein <u>the two cathodes include an input cathode connected to the I/O contact, and a separate output cathode connected to the internal circuit each of the diode structures includes an input terminal providing contact to a region of a first polarity and connected to the I/O contact, and a separate output terminal providing contact to a second region of the first polarity and connected to the internal circuit.</u>
- 13. (currently amended) An ESD protection circuit of claim 12, wherein the <u>two anodes</u> of the first diode structure first and second regions input are separated by an internal

resistive element of the first diode structure, and the two cathodes of the second diode structure are separated by an internal resistive element of the second diode structure.

- 14. (currently amended) An ESD protection circuit of claim 12, wherein the first one diode structure is a p-well diode with the a-first anode terminal-connected to the I/O contact and the a second anode terminal is connected to an input to the internal circuit and separated from the first anode terminal by a p-well, wherein a and the cathode terminal of said one first diode structure is connected to a power rail, and wherein the second other diode structure is a n-well diode in which the first cathode one cathode terminal is connected to the I/O contact and a the second cathode terminal is connected to the input to the internal circuit and spaced from the first cathode by a nwell, and wherein an the anode terminal-of said other second diode structure is connected to the other power rail.
- 15. (original) An ESD protection circuit for protecting an input to an internal circuit from ESD current pulses to an I/O contact, comprising,
  - a bipolar junction transistor structure for shunting current to ground, wherein the bipolar junction transistor structure includes a first base contact connected to the I/O contact, and a second base contact connected to the input of the internal circuit, wherein the two base contacts are separated by a resistive element between the two base contacts.
- 16. (original) An ESD protection circuit of claim 15, wherein the resistive element includes a base polysilicon region.
- 17. (currently amended) A method of protecting an input to an internal circuit against ESD currentl pulses to an I/O contact, comprising

shunting the current pulse to ground by means of a bipolar junction transistor structure wherein the bipolar junction transistor structure includes a first base contact and a second base contact, and wherein the method includes connecting the first base contact to the I/O contact and the second base contact to the input of the internal circuit, and providing a resistive eausing current path between flow to the first base contact and to experience a voltage drop to the second base contact.

Serial No	o. 10/079,336	Page 4
-----------	---------------	--------

- 18. (currently amended) A method of claim 17, wherein the resistive current path

  comprises voltage drop between the first and second base contacts is achieved by

  directing current flow through at least one internal resistive element of the bipolar
  junction transistor structure.
- 19. (original) A method of claim 18, wherein the internal resistive element includes a base polysilicon region to which both base contacts are connected.